

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b)

Ċ	Attorney Docket No.	42390.P5271		,	Total Pages	_5
	First Named Inventor or	Application Identifier _	Scott A. Ros	senberg		
	Express Mail Label No.	EM 502095910 US				
		White the second				

ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, D. C. 20231

APP	LICATION	I ELEMENTS					
	See MPEP chapter 600 concerning utility patent application contents.						
1.	_X_	Fee Transmittal Form (Submit an original, and a duplicate for fee processing)					
2.	<u>X</u>	Specification (Total Pages 13 (preferred arrangement set forth below) - Descriptive Title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claims - Abstract of the Disclosure					
3.	<u>X</u>	Drawings(s) (35 USC 113) (Total Sheets _7)					
4.	<u>X</u>	Oath or Declaration (Total Pages 4 Unsigned					
		a Newly Executed (Original or Copy)					
		b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)					
		 i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b). 					
5.	_ Ind	Corporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
6.	_ Mi	crofiche Computer Program (Appendix)					
7.	Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. Computer Readable Copy b. Paper Copy (identical to computer copy) c. Statement verifying identity of above copies						
		ACCOMPANYING APPLICATION PARTS					
8.	8 Assignment Papers (cover sheet & documents(s))						
12/01	/97	1					

9.		27 CED 2.72(h) Statement (whore there is an assistant)
9 .	~	a. 37 CFR 3.73(b) Statement (where there is an assignee)
1	<u>X</u>	b. Power of Attorney
10.		English Translation Document (if applicable)
11.		a. Information Disclosure Statement (IDS)/PTO-1449
		b. Copies of IDS Citations
12.		Preliminary Amendment
13.	<u>X</u>	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14.		a. Small Entity Statement(s)
		b. Statement filed in prior application, Status still proper and desired
15.		Certified Copy of Priority Document(s) (if foreign priority is claimed)
16.	<u> x</u>	Other: Separate sheet: Certificate of mailing, Attorney signature and registration
		number, copy of return postcard
17.	If a CON	TINUING APPLICATION, check appropriate box and supply the requisite information:
17.		TINUING APPLICATION, check appropriate box and supply the requisite information: ntinuation Divisional Continuation-in-part (CIP)
17.		
	Co	ntinuation Divisional Continuation-in-part (CIP) of prior application No:
17. 18.	Corres	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address
	Corres	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)
18.	Corres Custom	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here)
	Corres Custom	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label (Insert Customer No. or Attach Bar Code Label here)
18. X	Corres Custom Corres	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here) pondence Address Below
18.	Corres Custom Corresp	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or condence Address Below Aloysius T. C. AuYeung
18. X	Corres Custom Corresp E BLA	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here) pondence Address Below Aloysius T. C. AuYeung KELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
18. X	Corres Custom Corresp E BLA	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or condence Address Below Aloysius T. C. AuYeung
18. X	Corresponded Corre	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here) pondence Address Below Aloysius T. C. AuYeung KELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
18. X NAMI	Corres Corres BLA	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here) pondence Address Below Aloysius T. C. AuYeung KELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Seventh Floor
18. X NAMI ADDE	Corres Custom Corres BLA RESS Los Ange	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label
18. X NAMI ADDE	Corres Custom Corres BLA RESS Los Ange	ntinuation Divisional Continuation-in-part (CIP) of prior application No: pondence Address ner Number or Bar Code Label or (Insert Customer No. or Attach Bar Code Label here) pondence Address Below Aloysius T. C. AuYeung KELY, SOKOLOFF, TAYLOR & ZAFMAN LLP 12400 Wilshire Boulevard Seventh Floor

PTO/SB/17(10/96)
Approved for use through 09/30/98. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

	Orido	er the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displa	ys a valid OMB control number
	olete if Kn		
	cation No Date	December 17, 1997	
First	Named In		
Exami	iner Name		
	ey Docket	PAYMENT (check one)	
1.	[]	The Commissioner is hereby authorized to charge indicated fees and cre any over payments to:	dit
		Deposit Account Number 02-2666 Deposit Account Name	
	[X]	Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17	
	[]	Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.131(b)	
2.	X X	Payment Enclosed Check Money Order Other	
FEE C	CALCUL	ATION (fees effective 10/01/97)	
1.	FILING F	FEE .	
<u>Large</u> Fee Code	Entity Fee	Small Entity Fee Fee	
101 106	790 330	pode (\$) Fee Description Fee Paid 201 395 Utility application filing fee \$790.00	
107	540	207 270 Plant filing fee	
108 114	790 150	208 395 Reissue filing fee 214 75 Provisional application filing fee	
		SUBTOTAL (1) \$ 790.00	
2.	CLAIMS	Fee from <u>Extra</u> <u>below</u> <u>Fee Paid</u>	
	Claims	$ \begin{array}{ccccccccccccccccccccccccccccccccc$	
Multip	endent C ole Depe	Claims 6 - 3 = 3 X \$82.00 = \$246.00 endent Claims X =	
Large	Entity	Small Entity	
Fee Code	Fee	Fee Fee ode (\$) Fee Description	Fee Paid
103 102	22 82	203 11 Claims in excess of twenty 202 41 Independent claims in excess of 3	\$110.00
104	270	204 135 Multiple dependent claim	\$246.00
109 110	82 22	209 41 Reissue independent claims over original patent 210 11 Reissue claims in excess of 20 and over original patent	
		SUBTOTAL (2)	\$ \$356.00
FEE C	ALCULA	ATION (continued)	· <u></u>
3.	ADDITIO	DNAL FEES	
<u>Large</u> Fee	Entity Fee	Small Entity Fee Fee	
Code	(\$)	Code (\$) <u>Fee Description</u>	Fee Paid
12/01/	ਹ।	-1-	PTO/SB/17 (10-96)

			THE	
105	130	205	65	Surcharge - late filing fee or oath
127	50	227	25	Surcharge - late provisional filing fee
				or cover sheet
139	130	139	130	Non-English specification
147	2.520	147	2,520	For filing a request for reexamination
112	920*	112	920*	Positing a request for reexamination
112	320	112	920	Requesting publication of SIR prior to
1440	4.0.40+			Examiner action
113	1,840*	113	1,840*	Requesting publication of SIR after
				Examiner action
115	110	215	55	Extension for response within first month
116	400	216	200	Extension for response within second month
117	950	217	475	Extension for response within third month
118	1,510	218	755	Extension for response within fourth month
128	2,060	228	1.030	Extension for response within fifth month
119	310	219	1,050	Literision for response within firth month
120	310	220		Notice of Appeal
1			155	Filing a brief in support of an appeal
121	270	221	135	Request for oral hearing
138	1,510	138	1,510	Petition to institute a public use proceeding
140	110	240	55	Petition to revive unavoidably abandoned
				application
141	1,320	241	660	Petition to revive unintentionally
	.,		-	abandoned application
142	1,320	242	660	Utility issue fee (or reissue)
143	450	243	225	Design issue fee
144	670	244		
122			335	Plant issue fee
	130	122	130	Petitions to the Commissioner
123	50	123	50	Petitions related to provisional applications
126	240	126	240	Submission of Information Disclosure Stmt
581	40	581	40	Recording each patent assignment per
				property (times number of properties)
146	790	246	395	For filing a submission after final rejection
				(see 37 CFR 1.129(a))
149	790	249	395	For each additional invention to be examined
			000	(see 37 CFR 1.129(a))
				(See 37 CFR 1.125(a))
Other	fee (specif	54)		
Outer	ice (specii	y, _	·	
Othor	foo longeif			
Outer	fee (specif	y) _		
1				
1				SUBTOTAL (3) \$
*Reduc	ed by Basic	Filing Fe	e Paid	
SHEW	ITTED BY	/.		
0001	III ILD DI	_•		
Typec	or Printe	d Name	· Alovei	us T. C. AuYeung
1.3 pcc	oi i illite	11^		
Signa	furo	₩.	sint fr	12/10/12
Signa	.uie	M	4700.2.W	ymy Date 12/18/97
D.~ 1	dumaka-	25 40	4	Daniel A. L. L.
Reg.	Number	35,43	4	Deposit Account User ID
_				(complete if applicable)
⊨xpres	s Mail Labe	el: EM 50	2095910 US	,

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

VOLTAGE SIGNAL MODULATION SCHEME

Inventor(s): Scott A. Rosenberg

Edmund Sandberg Samson Huang

Prepared by: Howard Skaist,

Senior IP Attorney

intطِ®

Intel Corporation

2111 N. E. 25th Avenue; JF3-147

Hillsboro, OR 97124 Phone: (503) 264-0967 Facsimile: (503) 264-1729

"Express Mail" label number EM 502095910 US





VOLTAGE SIGNAL MODULATION SCHEME

BACKGROUND

Field

5

10

15

20

25

30

The present invention relates to a voltage signal modulation scheme, such as a voltage signal modulation scheme that may be employed to drive a display device, for example.

2. Background Information

Liquid crystal material, such as a nematic liquid crystal material, as may be employed in a liquid crystal display (LCD), for example, typically employs an alternating current (AC) voltage signal driven across its light modulating elements to maintain a substantially zero direct current (DC) bias. Without this, ionization and eventual degradation of the liquid crystal material may result. Typical approaches for the storage circuit and light modulating element have included placing a large storage capacitor under each liquid crystal cell with a voltage signal differential between this large capacitor and a top-plate being used to maintain an alternating differential voltage across the liquid crystal cell. One example of this is illustrated in FIG. 4 and described in greater detail hereinafter.

In order to maintain a substantially zero DC-bias, the differential voltage across the liquid crystal material is inverted. In order to invert the voltage across the liquid crystal cell, the charge stored in the underlying capacitor is inverted. At a 40-60 hertz rate typically employed for liquid crystal material, and with one to two million pixel elements, a significant bandwidth is desirable to accomplish this amount of signal modulation or variation. For example, (two million pixels) times (60 hertz) times (8 bits per pixel) provides on the order of 960 megabits per second. Furthermore, the difficulty of reliably reading voltage signal values off of the storage elements due to circuit noise and the precision desired per element for gray scale indicates that this refresh-inversion cycle be driven from additional, digital memory circuitry. This significant bandwidth implies that current silicon based liquid crystal display systems do not provide significant bandwidth, memory use or functionality advantages over conventional cathode ray tube (CRT) based display systems. A need, therefore, exists for a silicon-based system for modulating voltage signals that overcomes these disadvantages.

30

10

SUMMARY

Briefly, in accordance with one embodiment of the invention, a circuit for modulating voltage signals includes: a first circuit configuration to substantially simultaneously and asynchronously drive respective positive and negative voltage signals onto respective voltage signal storage elements. The circuit includes a second circuit configuration to alternatively sample the respective voltage signal storage elements at a substantially predetermined rate.

Briefly, in accordance with another embodiment of the invention, a method of modulating a voltage signal locally includes the following. Respective positive and negative voltage signals are applied to respective voltage signal storage elements substantially simultaneously and asynchronously. The voltage signals of the respective voltage signal storage elements are then sampled alternately at a substantially predetermined rate.

Briefly, in accordance with one more embodiment, a method of modulating a voltage signal locally includes the following. Respective voltage signals are applied to respective voltage signal storage elements substantially simultaneously and asynchronously. The voltage signal storage elements are sampled at a substantially predetermined rate so as to locally produce the modulated voltage signal.

Briefly, in accordance with yet one more embodiment, a voltage signal modulation circuit includes a first circuit to substantially simultaneously and asynchronously drive respective voltage signals onto respective voltage signal storage elements and a second circuit to sample the respective voltage signal storage elements so as to locally produce a modulated voltage signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portions of the specification. The invention, however, both as to organization and method of operation, together with objects, features and advantages thereof, may best be understood by reference to the following detailed description, when read with the accompanying drawings in which:

- FIG. 1 is a circuit diagram illustrating an embodiment of a voltage signal storage circuit in accordance with the present invention;
- FIG. 2 is a circuit diagram illustrating another embodiment of a voltage signal storage circuit in accordance with the present invention;
- FIG. 3 is a circuit diagram illustrating yet another embodiment of a voltage signal storage circuit in accordance with the present invention;





FIGs. 4 and 7 are circuit diagrams illustrating embodiments of prior art active matrix pixel circuits;

FIG. 5 is a schematic diagram illustrating an embodiment of a light valve system that may employ an embodiment of a voltage signal storage circuit in accordance with the invention;

FIG. 6 is a schematic diagram illustrating an embodiment of a liquid crystal (LC) cell that may be used in conjunction with an embodiment of a voltage signal storage circuit in accordance with the invention.

DETAILED DESCRIPTION

5

10

25

30

As previously described, it is typical for liquid crystal displays, including liquid crystal cells, such as nematic liquid crystal cells including nematic liquid crystal material, to employ an AC voltage signal driven across the liquid crystal display light modulating elements in order to maintain a substantially zero DC bias. Without this, ionization and eventual degradation of the liquid crystal material may result.

FIG. 4 is a circuit diagram illustrating an embodiment 500 of a prior art active matrix pixel circuit including a circuit for modulating a voltage signal to be applied to the active matrix pixel circuit. These circuits are illustrated as embodied on an integrated circuit (IC) chip, although the invention is not limited in scope in this respect. As illustrated, a transistor 510 is provided to address the particular pixel. For example, transistor 510 may be coupled to a circuit configuration for addressing the pixel, such as via random addressing. Likewise, a voltage to be applied to capacitor 520 is applied to the source of transistor 510. As illustrated in FIG. 4, capacitor 520 is coupled under or adjacent to active pixel matrix 525. Transistor 510 is employed to maintain an alternating differential voltage across the liquid crystal material of the cell by driving alternating inverted voltages onto capacitor 520. FIG. 7 is a circuit diagram illustrating an embodiment without a capacitor, such as 520, to improve the performance of the active matrix pixel circuit incorporating a liquid crystal cell.

As previously described, a disadvantage of this approach is the bandwidth to provide the desired AC voltage signal across the liquid crystal cell or material. More specifically, the voltage signal is continually inverted in order to provide the desired alternating voltage signal. In this embodiment, a voltage signal having an inverted polarity is applied to transistor 510 to replace the previous voltage signal applied. Therefore, as previously indicated, for a sufficient number of pixels, such as one to two million, and a reasonable frequency, such as 40 to 60 hertz, a significant bandwidth is difficult to achieve in digital circuitry without introducing greater expense and/or complexity.

30

5

10

In one embodiment, although the invention is not restricted in scope in this respect, a voltage signal modulation circuit may be employed in conjunction with a light valve. For example, although, again, the invention is not limited in scope in this respect, a light valve may be implemented as illustrated in FIG. 5. For example, a lamp 700 may emit light, illustrated in FIG. 6 as light rays. These light rays travel along a path through a polarizer, such as polarizer 720. The polarized light impinges upon light valve 740 and is then reflected along another path so that the reflected light ray then passes through polarizer 730. Likewise, light valve 740 in this embodiment, depending upon the type of material and other aspects of the light valve, effectively rotates the polarization of the light that impinges upon it and is reflected. Therefore, depending upon the amount of rotation, only a portion of the light is transmitted through polarizer 730 and reaches projection lens 750. Of course, properties of the polarizers also affect the amount of light that reaches 750. A "valve" operation, therefore, is accomplished in the manner just described.

As illustrated by the simplified diagram in FIG. 6, the amount of rotation applied to the polarized light is controlled, at least in part, by applying a voltage across a liquid crystal cell. For example, as illustrated in FIG. 6, this liquid crystal cell material 820 is sandwiched between a metal plate 830 and a silicon substrate 850. In the embodiment illustrated, 810 comprises a dielectric coating. In this particular embodiment, silicon substrate 850 has been fabricated to include transistors and capacitors coupled to apply a differential voltage signal across the liquid crystal material 820 and affect the amount of rotation applied to the polarized light that impinges upon the liquid crystal cell and is reflected, as previously described. In this particular embodiment, although the invention is not limited in scope in this respect, where nematic liquid crystal cell material ZLI1560, available from Merck & Co., Inc., Whitehouse Station, NJ, is employed, the amount of rotation applied is affected by the magnitude of the voltage signal applied, as opposed to its polarity in this case. However, as previously described, it is desirable to apply an alternating, differential voltage across the liquid crystal cell material to reduce ionization and degradation. Therefore, by applying inverted voltage signals across the LC material and adjusting the magnitude of the voltage, the amount of reflected light to reach the projection lens may be adjusted in this embodiment.

FIG. 1 is a circuit diagram illustrating an embodiment of a voltage signal storage circuit in accordance with the present invention that may be employed to apply the desired alternating voltage signal, while also providing advantages over the approach illustrated in FIG. 4. Of course, the invention is not restricted in scope to use in liquid crystal displays or with liquid crystal cells. As illustrated in FIG. 1, a DIA converter 110 and differential amplifier 120 are included. Likewise, transistors 130 and 140 and voltage signal storage elements, such as storage capacitors 150 and

30

5

10

160 here, are employed. In this context, the term voltage signal storage element refers to a component, subcomponent, device, or any combination thereof designed or constituted to store a voltage signal, including an analog storage device or a digital storage device. As illustrated, a digital-to-analog (DIA) converter 110 receives as an input signal, video data signals. As illustrated in this particular embodiment, eight bits are applied to DIA converter 110, although the invention is not limited in scope in this respect. Therefore, in this particular embodiment 256 distinguishable signal values may be applied to DIA converter 110 as for a gray scale image. As illustrated, DIA converter 110 produces analog voltage signals that are applied to differential amplifier 120. Differential amplifier 120 amplifies these analog voltage signals, and these amplified voltage signals are applied to transistors 130 and 140, as illustrated. Likewise, this particular cell is enabled by a cell enabler or cell select signal which is applied to the gates of transistors 130 and 140. For example, although the invention is not limited in scope in this respect, techniques used to randomly address digital memory or other similar approaches may be employed. Therefore, when a signal is applied to the gates of transistors 130 and 140, the output voltage signal of differential amplifier 220 is stored on voltage signal storage elements, such as storage capacitors 150 and 160 here. As illustrated, these respective storage capacitors in this embodiment should hold voltage signals of opposite polarity. As illustrated in FIG. 1, for embodiment 100, the voltage across capacitors 150 and 160 are therefore respectively applied to the gates of transistors 170 and 180. Therefore, in this particular embodiment, the storage capacitors are electrically isolated or insulated from direct contact with liquid crystal cell 125 by transistors 170 and 180.

Transistors 190 and 115 are coupled in a configuration to operate as a multiplexer or MUX. Therefore, in this embodiment, a square wave signal and its complement are respectively applied to the gates of transistors 190 and 115. By applying the square wave signals, in the configuration illustrated in FIG. 1, an alternating voltage is effectively applied across liquid crystal cell 125 at a substantially predetermined frequency. Typically, although not necessarily, this predetermined frequency will be related, at least in part, to the particular LC material employed. Likewise, the frequency of the square wave applied to transistors 190 and 115 need have no particular relation to when voltages are applied to capacitors 150 and 160. In this embodiment, although the invention is not limited in scope in this respect, a first voltage signal value is applied or driven onto one capacitor or voltage signal storage element, while substantially simultaneously, a second voltage signal value, comprising the logical inverse of that first voltage signal value, is applied or driven onto the other capacitor; however, this application of respective voltage signals to the respective capacitors or voltage signal storage elements occurs, in this embodiment, asynchronously and arbitrarily, such as with respect to the application of other voltage signals to

30

10

other voltage signal storage elements as may be employed along with this particular embodiment in a system, such as an LCD system, for example. Of course, other embodiments in accordance with the invention other than an LCD system, such as a plurality of storage circuits, for example, might likewise employ this approach. Furthermore, in this particular embodiment, the voltage signal storage elements, or capacitors here, are sampled in a manner asynchronous with respect to the previously described application of the voltage signals to the voltage signal storage elements. In this embodiment, voltage signal modulation occurs by sampling the voltage signal value of one voltage signal storage element and then, alternatively, its logical inverse, by sampling the other voltage signal storage element. Of course, signal modulation could be achieved other ways, such as, for example, without using voltage signal logical inverses and/or by using more than two voltage signal storage elements, for example. In this particular embodiment, although, again, the invention is not limited in scope in this respect, following the asynchronous application of voltage signals or a "refresh," an immediate change in modulation is induced due at least in part to the alternative sampling employed. This immediate change occurs in part because the voltage signal storage elements are continually sampled. Thus, the effect observed visually of applying this voltage modulation to the light modulating element, such as a LC cell, for example, is asynchronous as well. Although this feature has a number of associated advantages, one particular advantage is that it enables asynchronous update to the light modulating element of the diaplay.

As indicated, an embodiment of a voltage signal modulation circuit in accordance with the present invention may provide several possible advantages. For example, as alluded to above, a lower bandwidth may be employed, such as for a liquid crystal display that employs an embodiment of a voltage signal modulation circuit in accordance with the present invention, and yet still achieve an image having a desired number of pixels. Likewise, if a voltage signal modulation circuit in accordance with the present invention, such as the embodiment previously described, is employed, multiple image sources employing different frame rates may be combined without employing circuitry to synchronize the signals from the different sources. For example, because voltage signals are continually sampled from the storage capacitors, where multiple image sources are employed or combined, these signals may be rendered at their own individual frame rate since, to the end user, the visual changes occur asynchronously as the voltage signals are applied to the storage elements.

FIG. 2 is a circuit diagram illustrating another embodiment of a voltage signal modulation circuit in accordance with the present invention. As illustrated in FIG. 2, one advantage of this particular embodiment over the embodiment illustrated in FIG. 1 is the fact that whereas the

embodiment illustrated in FIG. 1 employs six transistors, this particular embodiment employs five transistors. However, a disadvantage of this particular embodiment is that due to the presence of a parasitic capacitance for transistor 390, the performance of the circuit is not as good as the embodiment illustrated in FIG. 1. More specifically, the parasitic capacitance may result in a reduction of the "hold time" for the storage capacitors. A number of considerations may affect the desirability of using an embodiment such as this, where the circuit is less complex, but the hold time is reduced. For example, aspects of the silicon processing technology employed, the particular circuit design, and the particular LC material used may be among the considerations.

A similar observation may be made with respect to the embodiment illustrated in FIG. 3. The performance of this particular embodiment is not as good as the performance of the embodiment illustrated in FIG. 2, although one less transistor is employed. Again, design considerations may be an issue. For example, as illustrated in FIG. 3 by an idealized capacitor and resistor, the liquid crystal cell may impact the storage element hold time.

Of course, an embodiment of a voltage signal modulation circuit in accordance with the present invention is not limited to the previous embodiments. For example, a modulation circuit may include a first circuit to substantially simultaneously and asynchronously drive voltage signals onto respective voltage signal storage elements, such as capacitors, even though the voltage signals are not respectively of opposite polarity. Likewise, instead of employing dual capacitors, a plurality of capacitors, such as more than two capacitors, may be employed. Likewise, a second circuit may be employed to sample the respective voltage signal storage elements. Of course, the sampling may be performed so as to substantially maintain a substantially DC-bias, such as a substantially zero-DC bias, as previously described. For example, a positive or negative bias may be maintained by sampling the voltage signal storage elements. However, the invention is not limited in scope in this respect. An embodiment of a voltage modulation circuit in accordance with the invention may locally produce a modulated voltage signal, such as with no particular DCbias, for example. In addition, an embodiment of a voltage signal modulation circuit in accordance with the invention may enable a display system, such as a LC display system, for example, that is randomly addressable. Although the invention is not limited in scope in this respect, currently available drive circuitry, for example, may be employed. Likewise, such an embodiment may be asynchronously updateable and may be low bandwidth, as desired. Furthermore, although the previous embodiment illustrates a reflective light valve, in alternative embodiments, light may be transmitted through the liquid crystal cell to modulate the light, as is done in back-lit flat panel LC displays. In yet another embodiment of a voltage signal modulation circuit in accordance with the invention, instead of storage capacitors, other embodiments of voltage signal storage elements

10

10 cm /m limb linds in min min

20~

Œ

25

30

5

10

may be employed. For example, a static random access memory (SRAM) or dynamic RAM (DRAM), such as an 8-bit SRAM, for example, may be employed. In such an embodiment, however, a differential amplifier, such as 120 in FIG. 1, for example, may be omitted. However, a digital-to-analog converter may be employed to convert the 8-bit binary digital signal to an analog voltage to be sampled.

In addition, embodiments of a voltage signal modulation circuit, such as the embodiments previously described, may implement an embodiment of a method of modulating a voltage signal locally in accordance with the present invention. For example, as previously described, respective voltage signals, such as positive and negative voltage signals, may be applied to respective voltage signal storage elements, such as storage capacitors, substantially simultaneously and asynchronously. Likewise, the voltage signals of the respective voltage signal elements may be sampled so as to locally produce a modulated voltage signal. Likewise, the sampling may be alternatively at a substantially predetermined rate, so as, for example, to maintain a substantially zero bias, although again the invention is not limited in scope in this respect. Likewise, a liquid crystal cell may be coupled to the voltage signal storage elements as previously described. In such an embodiment, although the invention is not limited in scope in this respect, a substantially predetermined rate may be related, at least in part, to the particular liquid crystal cell material of the liquid crystal cell. Furthermore, in another embodiment, respective voltage signals may be applied to respective voltage signal elements substantially simultaneously and asynchronously. although the voltage signals may not comprise respective voltage signals of opposite polarity. Likewise, the voltage signals may be applied to a plurality of voltage signal storage elements, such as more than two voltage signal storage elements. Furthermore, the voltage signals of the respective storage elements may be sampled, as previously indicated, to locally produce a modulated voltage signal or to substantially maintain a substantially DC-bias other than a substantially zero-DC bias.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.

Claims:

1

3

1

2

1

2

4

1

1 2

1

2

3

4

6 7

8

1	A circuit	for	modulating	voltage	signals	comprising:
---	-----------	-----	------------	---------	---------	-------------

a first circuit configuration to substantially simultaneously and asynchronously drive respective positive and negative voltage signals onto respective voltage signal storage elements;

and a second circuit configuration to alternatively sample the respective voltage signals of the respective voltage signal storage elements at a substantially predetermined rate.

- The circuit of claim 1, and further comprising a liquid crystal cell coupled to said second circuit configuration.
- The circuit of claim 2, wherein the substantially predetermined rate is related, at least in part, to the particular liquid crystal material of the liquid crystal cell.
 - The circuit of claim 2, wherein said first circuit configuration includes circuitry to address said liquid crystal cell.
 - The circuit of claim 4, wherein said circuit for modulating voltage signals is coupled in a liquid crystal display (LCD) system;

said LCD system being adapted to substantially simultaneously and asynchronously drive additional voltage signals onto respective voltage signal storage elements so that the stored voltage signals of the respective voltage signal storage elements are refreshed.

- The circuit of claim 2, wherein said second circuit comprises a plurality of transistors coupled to electrically isolate said voltage signal storage elements from said liquid crystal cell while alternatively sampling the respective voltage signals of the respective voltage signal storage elements.
- 7 The circuit of claim 1, wherein the voltage signal storage elements comprise capacitors.
- 8 The circuit of claim 1, wherein said circuit for modulating voltage signals is embodied on an integrated circuit chip.
- 9 A liquid crystal display (LCD) system comprising:

a voltage signal modulation circuit to locally modulate the voltage signal applied across a liquid crystal cell in said LCD system;

said voltage signal modulation circuit including a first circuit configuration to substantially simultaneously and asynchronously drive respective positive and negative voltage signals onto respective voltage signal storage elements and a second circuit configuration to alternatively sample the respective voltage signals of the respective voltage signal storage elements at a substantially predetermined rate.

1	10	The LCD system of claim 9, and further comprising at least one liquid crystal cell coupled
2	to said	d voltage signal modulation circuit.
1	11	The LCD system of claim 10, wherein the substantially predetermined rate is related, at
2	least i	n part, to the particular liquid crystal material of the liquid crystal cell.
1	12	The LCD system of claim 10, wherein said system includes circuitry to address said at
2	least o	one liquid crystal cell.
1	13	The LCD system of claim 10, wherein said LCD system is adapted to substantially
2	simult	aneously and asynchronously drive additional voltage signals onto the respective voltage
3	signal	storage elements so as to refresh the stored voltage signals.
1	14	A method of modulating a voltage signal locally comprising:
2		applying respective positive and negative voltage signals to respective voltage signa
3		storage elements substantially simultaneously and asynchronously; and
4		sampling the voltage signals of the respective voltage storage elements alternatively
5		at a substantially predetermined rate.
5	15	The method of claim 14, and further comprising a liquid crystal cell coupled to the voltage
2	signal	storage elements.
	16	The method of claim 15, wherein the substantially predetermined rate is related, at least in
2	part, t	o the particular liquid crystal cell material of the liquid crystal cell.
1	17	The method of claim 14, wherein the voltage signal storage elements comprise capacitors.
H	18	A voltage signal modulation circuit comprising:
2		a first circuit to substantially simultaneously and asynchronously drive respective
3		voltage signals onto respective voltage signal storage elements; and
4		a second circuit to sample the voltage signals of the respective voltage signal
5		storage elements so as to locally produce a modulated voltage signal.
1	19	The voltage signal modulation circuit of claim 18, wherein the voltage signals comprise
2	respec	tive positive and negative voltage signals and the respective voltage signal storage element
3	compr	ise two respective voltage signal storage elements;
4		said first circuit being adapted to substantially simultaneously and asynchronously
5		drive the respective positive and negative voltage signals onto the two respective voltage
6		signal storage elements.

predetermined rate.

20

2

sample the voltage signals of the respective voltage signal storage elements at a substantially

The voltage signal modulation circuit of claim 18, wherein said second circuit is adapted to

- The circuit of claim 18, wherein said second circuit is further adapted to sample the voltage signals of the respective voltage signal storage elements so as to substantially maintain a substantially DC bias.
- A method of modulating a voltage signal locally comprising:

applying respective voltage signals to respective voltage signal storage elements substantially simultaneously and asynchronously; and

sampling the voltage signals of the respective voltage signal storage elements at a substantially predetermined rate so as to locally produce the modulated voltage signal.

- The method of claim 22, wherein the voltage signals of the respective voltage signal storage elements are sampled so as to substantially maintain a substantially DC bias.
- A display system comprising:

a voltage signal modulation circuit to locally modulate the voltage signal applied across a light modulating element in said display system;

said voltage signal modulation circuit including a first circuit configuration to substantially simultaneously and asynchronously drive respective voltage signals onto respective voltage signal storage elements and a second circuit configuration to sample the voltage signals of the respective voltage signal storage elements at a substantially predetermined rate so as to locally produce a modulated voltage signal.

The system of claim 25, wherein said system is adapted to drive substantially simultaneously and asynchronously additional voltage signals onto the respective voltage signal storage elements so as to refresh the stored voltage signals.


Abstract

Briefly, in accordance with one embodiment of the invention, a circuit for modulating voltage signals includes: a first circuit configuration to substantially simultaneously and asynchronously drive respective positive and negative voltage signals onto respective voltage signal storage elements. The circuit includes a second circuit configuration to alternatively sample the respective voltage signal storage elements at a substantially predetermined rate.

Briefly, in accordance with another embodiment of the invention, a method of modulating a voltage signal locally includes the following. Respective positive and negative voltage signals are applied to respective voltage signal storage elements substantially simultaneously and asynchronously. The voltage signals of the respective voltage signal storage elements are then sampled alternately at a substantially predetermined rate.

Briefly, in accordance with one more embodiment, a method of modulating a voltage signal locally includes the following. Respective voltage signals are applied to respective voltage signal storage elements substantially simultaneously and asynchronously. The voltage signal storage elements are sampled at a substantially predetermined rate so as to locally produce the modulated voltage signal.


Briefly, in accordance with yet one more embodiment, a voltage signal modulation circuit includes a first circuit to substantially simultaneously and asynchronously drive respective voltage signals onto respective voltage signal storage elements and a second circuit to sample the respective voltage signal storage elements so as to locally produce a modulated voltage signal.



F16.1

P5271 Sheet 1 c F 7

TDPS



F16. 2

P5271 Sheet 2 067

TOPS 5





FIG. 3

P5271 Sheet 3 o F 7

TOPS 6



integrated 500 uncut(IC) thip

> P5271 Sheet 4 of 7




FIG. 5

P5271 Sheet 5 of 7





FIG. 6

P5271 Sheet '6 of 7



integrated arant(IC)
thip

FIG. 7

P5271 Sheet 7 of 7





Attorney's Docket No.: 42390.P5271 PATENT

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

VOLTAGE SIGNAL MODULATION SCHEME

the specification of which

<u>X</u>	is attached hereto. was filed on United States Application Number	as
	or PCT International Application Number_ and was amended on	
	(if ap	plicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.


I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:





Prior Foreign Application(s)			Priority <u>Claimed</u>
(Number)	(Country)	(Day/Month/Year Filed	d) Yes No
(Number)	(Country)	(Day/Month/Year Filed	d) Yes No
(Number)	(Country)	(Day/Month/Year Filed	d) Yes No
I hereby claim the benefit uprovisional application(s) lis	nder title 35, United State ted below	es Code, Section 119(e) of	any United States
(Application Number)	Filing Date		
(Application Number)	Filing Date		
I hereby claim the benefit us application(s) listed below a is not disclosed in the prior of Title 35, United States Co known to me to be material Section 1.56 which became or PCT international filing di	and, insofar as the subject United States application ode, Section 112, I ackno to patentability as define available between the fil	t matter of each of the clai in the manner provided b wledge the duty to disclos d in Title 37. Code of Fede	ims of this application y the first paragraph e all information eral Regulations
(Application Number)	Filing Date	(Status pater	nted, ling, abandoned)
(Application Number)	Filing Date	(Status pater	nted, ding, abandoned)



I hereby appoint Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Kent M. Chen, Reg. No. 39,630; Lawrence M. Cho, Reg. No. 39,942; Thomas M. Coester, Reg. No. 39,637; Roland B. Cortes, Reg. No. 39,152; William Donald Davis, Reg. No. 38,428; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; Sharmini Nathan Green, Reg. No. 41,410; David R. Halvorson, Reg. No. 33,395; Eric Ho Reg. No. 39,711; George W Hoover II. Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Reg. No. 40,621; Sharmini Nathan Green, Reg. No. 41,410; David R. Halvorson, Reg. No. 33,395; Eric Ho, Reg. No. 39,711; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; Stephen L. King, Reg. No. 19,180; Michael J. Mallie, Reg. No. 36,591; Kimberley G. Nobles, Reg. No. 38,255; Ronald W. Reagin, Reg. No. 20,340; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Charles E. Shemwell, Reg. No. 40,171; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Allan T. Sponseller, Reg. No. 38,318; Steven R. Sponseller, Reg. No. 39,384; Judith A. Szepesi, Reg. No. 39,393; Edwin H. Taylor, Reg. No. 25,129; George G. C. Tseng, Reg. No. 41,355; Lester J. Vincent, Reg. No. 31,460; John Patrick Ward, Reg. No. 40,216; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my attorneys; and Robert Andrew Diehl, Reg. No. 40,992; Thomas A. Hassing, Reg. No. 36,159; and Edwin A. Sloane, Reg. No. 34,728; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Sean Fitzgerald, Reg. No. 32,027; David J. Kaplan, Reg. No. 41,105; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Steven P. Skabrat, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Seth Z. Kalson, Reg. No. 40,670; and Charles K. Young, Reg. No. 39,435; my patent attorneys, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith. the Patent and Trademark Office connected herewith.

Send correspondence to Howard A. Skaist, Intel Corporation, c/o BLAKELY, SOKOLOFF, TAYLOR

(Name of Attorney or Agent)
& ZAFMAN LLP, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to Howard A. Skaist, (503) 264-0967. (Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Scott Rosenberg						
Inventor's Signature	Date					
Residence Campbell, California (City, State)	Citizenship	USA (Country)				
Post Office Address 2560 Oak Park Lane Campbell, California 95008						
Full Name of Second/Joint Inventor <u>Edmund Sand</u>	dberg	· · · · · · · · · · · · · · · · · · ·				
Inventor's Signature	Date					
Residence Monte Sereno, California (City, State)						
Post Office Address 17990 Rose Court Monte Sereno, California 950	030					
Full Name of Third/Joint InventorSamson Huang						
Inventor's Signature	Date					
Residence <u>Cupertino, California</u> (City, State)	Citizenship	USA (Country)				
Post Office Address 20093 Wheaton Drive Cupertino, California 95014						